CMOS DESIGN OF AN 8-bit 1MS/s SUCCESSIVE APPROXIMATION REGISTER ADC

A Thesis
presented to
the Faculty of California Polytechnic State University,
San Luis Obispo

In Partial Fulfillment
of the Requirements for the Degree
Master of Science in Electrical Engineering

by
Ameya Vivekanand Ganguli
June 2019

© 2019
Ameya Vivekanand Ganguli
ALL RIGHTS RESERVED
ii

COMMITTEE MEMBERSHIP

TITLE:

CMOS Design of an 8-bit 1MS/s Successive
Approximation Register ADC

AUTHOR:

DATE SUBMITTED:

COMMITTEE CHAIR:

Ameya Vivekanand Ganguli

June 2019

Dr. Tina Smilkstein, Ph.D.
Professor of Electrical Engineering

COMMITTEE MEMBER:

Dr. Samuel O. Agbo, Ph.D.
Professor of Electrical Engineering

COMMITTEE MEMBER:

Dr. Andrew Danowitz, Ph.D.
Professor of Electrical Engineering

iii

ABSTRACT
CMOS Design of an 8-bit 1MS/s Successive Approximation Register ADC
Ameya Vivekanand Ganguli

Rapid evolution of integrated circuit technologies has paved a way to develop smaller
and energy efficient biomedical devices which has put stringent requirements on data acquisition
systems. These implantable devices are compact and have a very small footprint. Once
implanted these devices need to rely on non-rechargeable batteries to sustain a life span of up to
10 years. Analog-to-digital converters (ADCs) are key components in these power limited
systems. Therefore, development of ADCs with medium resolution (8-10 bits) and sampling rate
(1 MHz) have been of great importance.

This thesis presents an 8-bit successive approximation register (SAR) ADC incorporating
an asynchronous control logic to avoid external high frequency clock, a dynamic comparator to
improve linearity and a differential charger-distribution DAC with a monotonic capacitor switching
procedure to achieve better power efficiency. This ADC is developed on a 0.18𝜇𝑚 TSMC process
using Cadence Integrated Circuit design tools. At a sampling rate of 1MS/s and a supply voltage
of 1.8V, this 8-bit SAR ADC achieves an effective number of bits (ENOB) of 7.39 and consumes
227.3𝜇𝑊 of power, resulting in an energy efficient figure of merit (FOM) of 0.338 𝑝𝐽/conversionstep. Measured results show that the proposed SAR ADC achieves a spurious-free dynamic
range (SFDR) of 57.40dB and a signal-to-noise and distortion ratio (SNDR) of 46.27dB.
Including pad-ring measured chip area is 0.335𝑚𝑚2 with the ADC core taking up only 0.055𝑚𝑚2 .

Keywords: analog-to-digital converter, DAC, successive approximation register, dynamic
comparator, monotonic capacitor switching.
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Chapter 1: Introduction

In recent years, there has been a growing interest in the design of small and efficient data
acquisition devices and its use in biomedical wireless applications. Such biomedical applications
typically consist of a band-pass filter, a low-noise programmable amplifier and an analog-to-digital
converter (ADC) (Rodríguez-pérez, Delgado-restituto, & Medeiro, 2009). The common biomedical
signals sensed from human body are electrocardiogram (ECG), electromyogram (EMG),
electrooculogram (EOG), and electroencephalogram (EEG) (Pradeep & Mahaveera, 2016) (S, M,
& E, 2016). These analog signals are noisy and usually vary from lower micro-volts to few
hundred milli-volts and are converted to digital code using ADCs for further processing of data.
Design of low power systems uses ADC as key component for the purpose of keeping power
utilization as low as possible. They are one of the main functional blocks in these biosensors and
biomedical devices such as pacemakers, pulse generators and cardiac defibrillators. Most
biomedical signals are characterized by their low voltage amplitude (in the range of milli-volts)
and their low frequency ranges (few tens of kHz) (Northrop, 2004). The digitalization of the
sensed bio-signals is usually done with resolution ranging from 8-12bits depending upon the type
of signal and its application with sampling frequencies between 1-1000 k-samples/second (K &
Moni, 2014) (Verma & Chandrakasan, 2007). Since these devices are implanted and remain in
isolation from any kind of external supply source, one of the most important design constraints of
these wireless sensors is the minimization of their power consumption and smaller die area.
Because of that, most of the work about biomedical sensor designs have been focused on lowpower and low-voltage techniques and architectures.
1.1 Literature Search
Successive approximation register (SAR) ADCs are the most commonly implemented
architectures in biomedical devices for their low power consumption and medium resolution. A
SAR ADC had four main working blocks; sample/hold circuit, voltage comparator, DAC and logic
control register. The paper (Mortezapour & Lee, 2000) presents a simplified architecture
containing a resistor implemented R-2R DAC and an operational amplifier based sample/hold
1

switch. Power hungry op-amps and area consuming resistors are not a viable option for ADCs in
biomedical applications. Papers (Sauerbrey, Schmitt-landsiedel, & Thewes, 2003) and (Hong &
Lee, 2007) implement a capacitive DAC instead of a resistor based DAC but these topologies are
single ended and suffer from common mode noise and distortion. All the above ADC
architectures have a separate DAC and sample/hold circuit which makes the entire input
capacitance independent of DAC capacitor array resulting in greater overall power consumption.
Moreover, these architectures present some problems when the needed resolution grows; they
become more area consuming, present high sensitivity to parasitic capacitances and demand
more power from the supply source (Rodríguez-pérez et al., 2009). These architectures have
single-ended inputs leading to unequal capacitance matching at the inputs and suffer from
common mode noise and distortion. To overcome these problems, the proposed architecture
implements the capacitive DAC with an inherent sample/hold circuit within a single binary
weighted capacitor array (Yang, Liu, Mu, & Chang, 2017). Moreover, the sensed biomedical
signals are usually noisy (Aloia, Longo, & Rizzi, 2019) (Kher, 2019) and can cause distortion and
inaccurate reading. To counter this issue, this design implements a fully differential input to
reduce common mode distortion and improve SNR. The architecture has a monotonic switching
procedure for controlling the DAC reducing the switching complexity of the circuitry. It utilizes a
dynamic comparator with negligible static power and incorporates an internal clock generator to
avoid any external high frequency clock (Cao, Aunet, & Ytterdal, 2012). All this gives the
architecture a superior reduction in power consumption and with the flexibility of the circuit to be
scaled as per technology, achieves a smaller die area.
1.2 Outline
The rest of the material is organized as follows; Chapter 2 gives a background on the
types of ADC available in the market and discusses various metrics that define the performance
of it. It also discusses SAR ADC and the advantage of the modified topology of this work. Chapter
3 provides detailed overview of the design procedure and methodology behind individual blocks
and their working. It also provides information on layout and floor planning of this circuit and its
significance on the overall area. Chapter 4 provides testing and analysis and gives a summary of
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the simulated results. It provides discussion on the obtained metrics and comparison charts with
other papers in consideration. Finally, Chapter 5 provides conclusion with future work in mind. It
discusses areas in which this circuit could have been improved and finds ways to broaden the
application of this work.
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Chapter 2: Background

2.1: What are ADCs?
Signals in nature usually have a continuous sequence with continuous values and can be
any type ranging from light, temperature, motion or sound. For any computer to process these
values they need to be converted into a sequence of discrete values as shown in Figure 2.1 and
2.2

Figure 2.1: Basic ADC

Figure 2.2: ADC conversion
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Analog-to-Digital Converter samples the analog signal on each falling or rising edge of
sample clock. In each cycle, the ADC gets of the analog signal, measures and converts it into a
digital value. The ADC converts the output data into a series of digital values by approximating
the signal with fixed precision. Unless a computer gets digital signals or binary values it won’t be
able to process data. This is because they can only see levels of the voltage, which depends on
the resolution of the ADC and the reference voltage. ADCs follow a sequence when converting
analog signals to digital. They first sample the signal, then quantify it to determine the resolution
of the signal, and finally set binary values and send it to the system to read the digital signal
(“How to Convert the Analog Signal to Digital Signal by ADC Converter,” n.d.). Two important
aspects of the ADC which determine the accuracy of the sampled analog value are its sampling
rate and resolution.
2.1.1 Sampling Rate
Sampling rate is the sampling frequency at which the discrete levels of the analog signal
is obtained. The sampling rate is measured in samples per second where units are in SPS or S/s.
It determines how many samples or data points have be taken in a second. The more samples an
ADC takes the more accurately it can represent the analog value in digital form. The one
important equation associated with sampling rate is:
𝑓𝑠 = 1⁄𝑇 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (2.1)

where,𝑓𝑠 = sampling rate/frequency
𝑇 = period of the sample or the time it takes before next sampling

It is important to know the frequency at which the analog signal is sampled and the
frequency of the analog signal. If the sampling rate is slow and the frequency of the signal is high,
the ADC will not be able to reconstruct the original analog signal which will cause the system to
read incorrect data. This phenomenon is called aliasing and it determines if the reconstructed
digital signal differs greatly from the original analog signal after sampling.

5

One rule of thumb when figuring out if aliasing will happen is using Nyquist Theorem.
According to the theorem, the sampling rate/frequency needs to be at least twice as much as the
highest frequency in the signal to recreate the original analog signal (Gudino, 2018). The
following equation is used to find the Nyquist frequency:
𝑓𝑁𝑦𝑞𝑢𝑖𝑠𝑡 = 2𝑓𝑚𝑎𝑥 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (2.2)

Where, 𝑓𝑁𝑦𝑞𝑢𝑖𝑠𝑡 = nyquist frequency

𝑓𝑚𝑎𝑥 = maximum frequency in the sampled signal

2.1.2 Resolution

The ADC’s resolution determines its precision. The resolution of the ADC can be
determined by its bit length. As the bit length increases, the levels increase making the signal
more closely represent the original analog signal. Figure 2.3 below adopted from (Gudino, 2018)
shows the difference in accuracy as bit levels.

Figure 2.3: Resolution of ADC with different bit levels
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The following equation adopted from (Laporte-fauret, Ferr, Dallet, & Minger, 2018)
represents length of each discrete level based on the resolution of ADC.

𝑞=

𝐹𝑆𝑅
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (2.3)
2𝑛

Where, 𝑞 = quantization step
𝐹𝑆𝑅 = full scale voltage range
𝑛 = number of bits represented by ADC
For example, an ADC with a reference voltage of 1.8V single supply and 8-bit resolution
will have a quantization step of 7.03125𝑚𝑉.
2.2 Types of ADCs
Finding the right ADC for a specific application is of paramount importance taking into
consideration parameters like sampling rate, resolution and supply voltage. Figure 2.4 below
adopted from (Kester, 2005) shows the most commonly used ADC architectures in the industry
and their suited applications.

Figure 2.4: ADC architectures
7

The dashed lines represent the approximate state of the art in mid-2005. Even though the
various architectures have specifications with a good deal of overlap, the applications themselves
are key to choosing the specific architecture required (Kester, 2005).

2.2.1 Successive Approximation ADC

Figure 2.5: Basic SAR ADC
The basic architecture of SAR ADC is shown in Figure 2.5. The sample/hold circuit plays
an important role in that it keeps the rapidly changing analog signal constant until the conversion
is over. The conversion begins with the control logic pre-setting the DAC to mid-scale of the
reference voltage. The voltage comparator then determines if the held output from the
sample/hold circuit is greater or less than the DAC output. The result (1 or 0) is then stored by the
SAR logic in its register as MSB and accordingly sets the input to the DAC. The DAC is then set
either to 1/4 scale or 3/4 scale (depending on the value of the MSB), and the comparator makes
the decision for the second bit of the conversion. The conversion starts from most significant bit
(MSB) and goes all the way until the least significant bit (LSB) is determined. At the end of the
conversion process, a logic signal BUSY is asserted to mark the end of conversion and allows the
sample/hold circuit to sample the next value. Figure 2.6 shows the timing diagram of the whole
process.
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Figure 2.6: SAR timing diagram
The overall accuracy and linearity of the SAR ADC are determined primarily by the
internal DAC’s characteristics. Early precision SAR ADCs used DACs with laser-trimmed thin-film
resistors to achieve the desired accuracy and linearity. However, the process of depositing and
trimming thin-film resistors adds cost, and the thin-film resistor values may be affected after the
device is subjected to the mechanical stresses of packaging (Kester, 2005). For these reasons,
switched-capacitor (or charge-redistribution) DACs have become popular in newer CMOS-based
SAR ADCs. The principal advantage of the switched-capacitor DAC is that the accuracy and
linearity are primarily determined by high-accuracy photolithography, which establishes the
capacitor plate area, hence the capacitance and the degree of matching.
2.2.2 Sigma-Delta ADC ( − ∆)
Modern Σ-Δ ADCs have virtually replaced the integrating-type ADCs (dual-slope, tripleslope, quad-slope, etc.) for applications requiring high resolution (16 bits to 24 bits) and effective
sampling rates up to a few hundred hertz. High resolution, together with on-chip programmablegain amplifiers (PGAs), allows the small output voltages of sensors—such as weigh scales and
thermocouples—to be digitized directly. Proper selection of sampling rate and digital filter
bandwidth also yields excellent rejection of 50-Hz and 60-Hz power-line frequencies (Kester,
2005). Figure 2.7 shows the basic architecture of first order  − ∆ ADC.
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Figure 2.7: First order delta-sigma ADC
Sigma-delta ADCs trade speed for resolution by oversampling, followed by filtering to
reduce noise; often ending up inefficient for multi-channel applications This architecture is
implemented by using data filters known as modulators (maximintegrated, 2003). The heart of
this basic modulator is combination of a 1-bit comparator and a 1-bit DAC which behaves as a
switch. Although there are several multibit Σ-Δ ADCs, those using the single-bit modulator have
the obvious advantage of inherently excellent differential linearity (maxim integrated, 2010). The
output of the modulator is a 1-bit stream of data. Because of negative feedback around the
integrator, the average value of the signal at node B must equal to VIN. If VIN is zero i.e. midscale,
there are an equal number of 1s and 0s in the output data stream. As the input signal goes more
positive, the number of 1s increases, and the number of 0s decreases. Likewise, as the input
signal goes more negative, the number of 1s decreases, and the number of 0s increases. The
ratio of the 1s in the output stream to the total number of samples in the same interval (the
density of ones) must therefore be proportional to the dc value of the input. The modulator also
accomplishes the noise-shaping function by acting as a low-pass filter for the signal and a highpass filter for the quantization noise (Kester, 2005).

10

2.2.3 Flash ADC

Figure 2.8: Flash ADC

Flash ADCs also known as parallel ADCs, are the fastest way to convert an analog signal
to a digital form. Flash ADCs are suitable for applications requiring very large bandwidths at the
expense of considerable power. They take large hardware with relatively low resolution, and
therefore can be quite expensive. Flash ADCs are made by cascading high-speed comparators.
Figure 2.8 shows a typical flash ADC block diagram. For an 𝑁 − 𝑏𝑖𝑡 converter, the circuit employs
2𝑁 − 1 comparators. A resistor-divider with 2𝑁 resistors provides the reference voltage. The
reference voltage for each comparator is one least significant bit (𝐿𝑆𝐵) greater than the reference
voltage for the comparator immediately below it. Each comparator produces a 1 when its analog
input voltage is higher than the reference voltage applied to it. Otherwise, the comparator output
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is 0. The point where the code changes from ones to zeros is the point at which the input signal
becomes smaller than the respective comparator reference-voltage levels.
This architecture is known as thermometer code encoding. This name is used because
the design is like a mercury thermometer, in which the mercury column always rises to the
appropriate temperature and no mercury is present above that temperature (maxim integrated,
2010). The thermometer code is then decoded to the appropriate digital output code.

2.3 Performance metrics of ADCs
Performance metrics are important to create a baseline of how an ADC performs. There
are numerous ways to quantify ADC performance. Below are four metrics that define the dynamic
performance which are important to their design. Figure 2.9 adopted from (Kester, 2009) helps
understand the FFT spectrum from which these metrics are calculated.

Figure 2.9: FFT spectrum of an ADC
The FFT output can be used like an analog spectrum analyzer to measure the amplitude
of the various harmonics and noise components of a digitized signal. The harmonics of the input
signal can be distinguished from other distortion products by their location in the frequency
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spectrum. Figure 2.9 represents a 7-MHz input signal sampled at 20 MSPS and the location of
the first 9 harmonics (Kester, 2009).

Signal-to-Noise-and-Distortion (SINAD) is the ratio of the root-mean-square (rms) signal
amplitude to the mean value of the root-sum-square (rss) of all other spectral components,
including harmonics, but excluding dc. SINAD is a good indication of the overall dynamic
performance of an ADC because it includes all components which make up noise and distortion
(Kester, 2009). SINAD is often converted to effective- number-of-bits (ENOB) using the following
relationship. If the signal level is reduced, the value of SINAD decreases, and the ENOB
decreases.
𝐸𝑁𝑂𝐵 =

𝑆𝐼𝑁𝐴𝐷 − 1.76 𝑑𝐵
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . . (2.4)
6.02

Figure 2.10: Spurious free dynamic range
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Spurious free dynamic range (SFDR) is the ratio of the rms value of the signal to the rms
value of the worst spurious signal regardless of where it falls in the frequency spectrum. The
worst spur may or may not be a harmonic of the original signal. SFDR is an important
specification in communications systems because it represents the smallest value of signal that
can be distinguished from a large interfering signal. SFDR can be specified with respect to the
actual signal amplitude (dBc). The definition of SFDR is shown graphically in Figure 2.10.

Figure of Merit emphasizes the efficiency of an ADC with respect to the dissipated power.
It is represented by the following equation (Walden, 1999).
𝐹𝑂𝑀 =

𝑃𝑜𝑤𝑒𝑟𝑑𝑖𝑠𝑠
𝑓𝑠 2𝐸𝑁𝑂𝐵

… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (2.5)

2.4 Differential SAR ADC
The modified architecture employs a differential setup in which the capacitive DAC and
the sample/hold circuit is placed on both inputs of the voltage comparator. The inputs are fully
differential giving better common mode noise rejection due to their complementary nature. An
example schematic adopted from (Cao et al., 2012) is shown in Figure 2.11. Since the
capacitance is equal and identical on both sides, there is no mismatch and gives better linearity.
The voltage comparator is dynamic with no static power consumption. This topology also
incorporates an inherent clock generator for the functioning of the comparator thus avoiding the
any need for an external high frequency clock.
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Figure 2.11: Schematic of the proposed ADC
The DAC is capacitive and implements only two switching levels, thus reducing the need for any
complex switching circuitry. The proposed switching scheme is adopted from (Cao et al., 2012)
and claims to have better power efficiency than any other switching techniques presented. This
method has recently been claimed to have the best power efficiency with lowest switching power
consumption for similar SAR ADCs, and fewest switches and unit capacitors reported. For an nbit SAR ADC, the average switching energy of the proposed technique can be represented by;

2
𝐸𝑎𝑣𝑒𝑟𝑎𝑔𝑒 = ∑𝑛𝑖=1(2𝑛−3 )𝐶𝑉𝑟𝑒𝑓
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (2.6)

where, 𝑛 = resolution of ADC
𝑉𝑟𝑒𝑓 = reference voltage

(Cao et al., 2012) claims the proposed architecture requires 81% less switching energy than that
of the conventional one, while split capacitor and energy-saving switching methods give 37% and
56% reductions respectively

15

Chapter 3: Design
3.1 Capacitor Selection
Capacitors are the main components in our design apart from transistors. They make up
majority of our DAC and play an important role in charge sharing. Therefore, its vital that we test
the capacitors available to us in this process.
MOM (metal − oxide − metal) and MIM (metal − insulator − metal) capacitors are the two
most widely used capacitors in CMOS integrated circuit design. In MIM capacitors, metal plates
are stacked on top of each other and separated by a thin layer of silicon oxide. Usually this thin
oxide is made in a special processing step as the "normal" oxide between metal layers is much
thicker for robustness, which would result in much less capacitance per area. MOM capacitors are
preferred

when

you

need

small

(femto-farad)

range

with

good

matching.

In

our

TSMC 180nm process, we have 𝑐𝑟𝑡𝑚𝑜𝑚 and 𝑚𝑖𝑚𝑐𝑎𝑝_2𝑝0_𝑠𝑖𝑛 which can be used for fabrication.
The

available

range

for

𝑐𝑟𝑡𝑚𝑜𝑚

is

6.77fF − 14.42pF and

that

of

𝑚𝑖𝑚𝑐𝑎𝑝_2𝑝0_𝑠𝑖𝑛 is 35.6fF – 1.79pF. We study each capacitor and it’s linearity by testing them at
their extreme edge cases; fast-fast (ff) and slow-slow (ss). We do this by simply placing an ideal
dc-current source across the capacitor with an initial condition of V = 0. Figure 3.1 – Figure 3.3
show the test setup and simulation results;

Figure 3.1: Capacitor linearity test setup
16

Figure 3.2: mimcap_2p0 fast-fast

Figure 3.3: mimcap_2p0 slow-slow

Figure 3.2 and Figure 3.3 are simulated for a time of 10𝜇𝑠. To calculate the slope two
extreme points are taken at around 1𝜇𝑠 and 9 𝜇𝑠. From the results we get dissatisfactory slopes
of -0.14 and -0.19 for corners fast-fast and slow-slow respectively.
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Figure 3.4: crtmom fast-fast

Figure 3.5: crtmom slow-slow

Figure 3.4 and Figure 3.5 are simulated for a time of 100𝜇𝑠. To calculate the slope two
extreme points are taken at around 10𝜇𝑠 and 90 𝜇𝑠. From the results we get satisfactory slopes of
-1.08 and -1.8 for corners fast-fast and slow-slow respectively. We can conclude that even though
either of these capacitors don’t show ideal linearity characteristics, the MOM capacitor is the
better option among the available capacitors in this process. Moreover, given crtmom’s wide
range of values it is much suited for our design.
18

RC circuits are an important test to figure out the performance of a capacitor. It
determines the charge and discharge time of a capacitor. Figure 3.6 and Figure 3.7 show the RC
test setup and simulation results of the selected 𝑐𝑟𝑡𝑚𝑜𝑚 capacitor.

Figure 3.6: RC test setup

Figure 3.7: RC test simulation

By passing a PWL wave through our RC circuit having a
MOM capacitor. At 63.2% of the DC voltage of 1.8V, we get around 1.13V.

19

𝜏 = 2.56n we test out

3.2 Architecture
Figure 3.8 shows the block diagram of the proposed SAR ADC architecture as adopted
from (Cao et al., 2012) where the main building blocks are the Track/Hold circuit, a dynamic
comparator, DAC, and a 8-bit successive approximation register (SAR) control logic.

Figure 3.8: SAR ADC block diagram
In this charge-redistribution based architecture, the capacitors in the DAC serve the
function of both, the track/hold circuit and a reference DAC. To achieve accuracy, a fully
differential architecture is implemented which suppresses the supply noise thus giving us a
superior common-mode noise rejection and signal-to-distortion ratio. Furthermore, DAC in this
architecture implements a binary-weighted capacitor array rather than a C-2C capacitor array
(Balasubramaniam, Galjan, Krautschneider, & Neubauer, 2009) or split-capacitor array (Zhou &
Zhang, 2015) for better linearity as well as simplistic switching hardware.
We now describe the overall function of the proposed ADC. The ADC samples the input
signal on the top plates of the capacitive DAC via the track/hold switches and the bottom plates of
the capacitors are switched between 𝑉𝑟𝑒𝑓 and 𝐺𝑁𝐷. During the sampling phase, when the
sampling switches are closed, and input signal is sampled while the bottom plates of the
capacitors are switched to 𝑉𝑟𝑒𝑓 ; voutcneg = 𝑉− and voutcpov = 𝑉+. Next, during the hold stage the
ADC turns off the T/H via CLKs, the comparator performs the first comparison without switching
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any capacitors. According to the comparator output, the largest MSB capacitor on the higher
voltage potential side (𝑉+. ) is switched to 𝐺𝑁𝐷 and the other one (𝑉+. ) remains unchanged, and
the digital output 𝐷1 is generated at the same time. Below is an example at the 𝑘𝑡ℎ comparison as
referenced from (Cao et al., 2012). There are two cases: if 𝑉+. > 𝑉− , the digital output 𝐷𝑘 is 1,
and node voltages thus are given by;
𝑉+ [𝑘 + 1] = 𝑉+ [𝑘] −

𝑉𝑟𝑒𝑓
2𝑘

… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . … (1. 1)

𝑉− [𝑘 + 1] = 𝑉− [𝑘] … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (3.2)

and if 𝑉+. < 𝑉− , the digital output 𝐷𝑘 is 0, and node voltages thus are given by;
𝑉+ [𝑘 + 1] = 𝑉+ [𝑘] … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.3)
𝑉− [𝑘 + 1] = 𝑉− [𝑘] −

𝑉𝑟𝑒𝑓
2𝑘

… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (3.4)

where, 𝑛 = bit location

This comparison goes on until the LSB is decided. To resolve 8 bits, 8 clock cycles are
needed. Figure 3.9 shows a flowchart adopted from (Chun-Cheng Liu, Soon-Jyh Chang, GuanYing Huang, & Ying-Zu Lin, 2010)
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Figure 3.9: Flowchart of the proposed ADC

3.3 Implementation
The SAR ADC has four main components:

•

Track and Hold Circuit

•

Dynamic two-stage comparator

•

Asynchronous SAR Controller

•

Charge-Redistribution DAC
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3.3.1 Track and Hold
Figure 3.10 shows the proposed track and hold circuit. The proposed circuit incorporates
a transmission gate topology followed by dummy transistor. Such design eliminates any errors
like charge injection and clock feed-through as described in (Säll, 2002). A dummy transistor is
simply a transistor that is shorted between the drain and the source. It is placed between the
MOS switch and the sampling capacitor. Assume when the switch is off, charges in the channel
are injected away from the switch on each side i.e. drain and source is half of the total charge in
the channel of the switch, then a transistor half the size of the switch will be turned on when the
switch turns off. This way the dummy transistor can store the ejected charges and prevent them
from building up a noise-voltage on the sampling capacitor.

Figure 3.10: Track and Hold circuit

Parasitic capacitances between gate-drain and gate-source are always present when
using simple MOS switches. The clock signal is fed through these parasitic capacitors and
introduces errors. The errors can be suppressed or cancelled by using a differential approach of
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the track and hold. Figure 3.11 shows simulation results for the sampling and holding features of
the circuit. A 1 MHz sine wave is sampled on a 4 MHz clock signal.

Figure 3.11: Simulation waveform for track and hold circuit

Figure 3.12: Acquisition time of track and hold

Figure 3.12 demonstrates the simulated acquisition time for track and hold. By giving an input
pulse with a sharp rise and fall time of 1ps, we checked the response of our circuit. As seen from
the figure above, when the clock goes high at 0.2𝜇𝑠 the output reaches the desired value of 1.8V
at 0.23238𝜇𝑠. Therefore, the acquisition time was measured to be 32.38𝑛𝑠. Simulated power
consumption is calculated to be 809.3𝑛𝑊.
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3.3.2 Single-Ended to Differential Conversion (ADC driver circuit):

Since our ADC is fully differential it is important to have the single ended signal coming
from our application to be converted into a differential signal. This is vital because the signal
coming from are biomedical device will be single ended. Thus, we need a circuit not only to make
the signal fully differential but also to drive the ADC. Such an architecture can be found in
(Hoover, n.d.). Figure 3.13 and Figure 3.14 show the schematic and the simulation results for the
circuit.

Figure 3.13: Differential ADC driver circuit
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Figure 3.14: ADC driver waveform
The first stage of the circuit consists of a unity gain buffer and an inverting amplifier. The
produced differential signal then passes through a pair of unity gain buffers through a low-pass
filter to drive the differential ADC. The circuit has an input range of 0.5 – 1.3V. The figure below
shows the differential output achieved from the circuit. Simulated power consumption is found to
be 1.522 𝑚𝑊.

3.3.3 Operational Amplifier
In designing an op-amp, numerous electrical characteristics must be considered, e.g.,
gain-bandwidth, slew rate, common-mode range, output swing, offset. Furthermore, since our opamp needs to operate with negative-feedback, frequency compensation is necessary for closedloop stability. As a result, the op-amp needs a good compensation strategy and design
methodology. The simplest frequency compensation technique employs the Miller effect by
connecting a compensation capacitor ‘𝐶𝑐 ’ across the high-gain stage. The proposed operational
amplifier is a two-stage configuration with first stage consisting of a high-gain differential amplifier
which implements cascading to enhance the gain. This stage has the most dominant pole of the
system (Raut, 2014). A common source single stage amplifier is usually used as a second stage,
which gives high output voltage swing. Figure 3.15, Figure 3.16 and Figure 3.17 show the
schematic and the simulated results of the implement operational amplifier.
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Figure 3.15: 2-stage CMOS operational amplifier

Figure 3.16: Simulated slew rate of operational amplifier
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Figure 3.17: DC gain, gain bandwidth and phase margin calculation

However, due to an unintentional feed-forward path through the Miller capacitor, a righthalf-plane (RHP) zero is also created and the phase margin is degraded. Such a zero, however,
can be removed if a proper nullifying resistor ‘𝑅𝑐 ’ is inserted in series with the Miller capacitor.
Figure 3.18 shows the small signal model of the op-amp. The design procedure for such an opamp is adopted from (Mahattanakul & Chutichatuporn, 2005).

Figure 3.18: Small signal equivalent circuit of Op-amp where 𝑅𝐴 = 𝑟𝑑𝑠2 //𝑟𝑑𝑠4 and 𝑅𝐵 = 𝑟𝑑𝑠6 //𝑟𝑑𝑠7

The equations for determining various op-amp characteristics can be seen below.
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MOSFET equations:
𝐼𝐷 =

𝑊
𝜇𝑛,𝑝 𝐶𝑜𝑥
⁄ ( ) 𝑉𝑒𝑓𝑓 2 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.5)
2 𝐿

𝑊
𝑔𝑚 = √2𝜇𝑛,𝑝 𝐶𝑜𝑥 ( )𝐼𝐷 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.6)
𝐿
𝑔𝑚 =

2𝐼𝐷
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.7)
𝑉𝑒𝑓𝑓

where, 𝑉𝑒𝑓𝑓 = 𝑉𝐺𝑆 − 𝑉𝑡𝑛 for nMOS and 𝑉𝑒𝑓𝑓 = 𝑉𝐺𝑆 − |𝑉𝑡𝑝 | for pMOS

DC gain:
𝐴𝑜 = 𝑔𝑚1 𝑔𝑚6 𝑅𝐴 𝑅𝐵 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.8)

Output Swing:
𝑉𝑜𝑢𝑡+ = 𝑉𝑒𝑓𝑓6 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (3.9)
𝑉𝑜𝑢𝑡− = 𝑉𝑒𝑓𝑓7 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.10)

Unity gain bandwidth:
𝜔𝑢 =

𝑔𝑚1
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (3.11)
𝐶𝑐

Slew Rate:
𝑆𝑅 =

𝐼𝐷5
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.12)
𝐶𝑐

Nullifying Resistor 𝑅𝑐 :
𝑅𝑐 =

1
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . (3.13)
𝑊
𝜇𝑝 𝐶𝑜𝑥 ( )9 𝑉𝑒𝑓𝑓9
𝐿

where, 𝑉𝑒𝑓𝑓9 = 𝑉𝐷𝐷 − 𝑉𝑜𝑢𝑡+ − 2|𝑉𝑡𝑝 |
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Table 3.1: Specifications of the amplifier
PARAMETER

VALUE

D.C. gain, 𝐴𝑜

26.14 dB

Unity gain bandwidth, 𝑓𝑢

3.8 MHz

Slew Rate, SR

14.77 V/𝜇𝑠

Output Swing, OS

0.4/1.6V

Chip Area

8833.44𝜇𝑚2

Power Consumption

378 𝜇𝑊

𝐼𝐷4

48.5 𝜇𝐴

𝐼𝐷2

138.5 𝜇𝐴

Phase Margin, ∅𝑀

95 deg

3.3.4 Dynamic Comparator
Comparator in SAR ADC is an integral part of the circuit and has a major contribution in
the overall accuracy and power consumption of our architecture (Vaijayanthi & K, 2015). Hence,
designing a comparator with low power consumption and offset variation is required. The
structure of the comparator is shown in Figure 3.19. It is a dynamic comparator with negligible
static power consumption. To ensure proper functioning within the range of input common-mode
voltage (𝑉𝑐𝑚 ) to ground (𝐺𝑁𝐷); PMOS differential input pair is used instead of NMOS. The
effective voltage of the input pair varies with the input common-mode voltage thus causing
dynamic offset which degrades the performance of the system. The comparator size can be
enlarged to improve the dynamic off-set, but it will result in larger power consumption. Therefore,
the most feasible way is to cascode a biased MOS at the top of the switch MOS as a current
source (Chun-Cheng Liu et al., 2010), as PMOS 𝑀0. Since it is always in the saturation region,
the change of its drain-source voltage has only a slight influence on the drain current. Hence,
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keeps the effective voltage of the input pair near a constant value when common-mode voltage
changes. The dynamic offset thus has a minor influence on the conversion linearity.

Figure 3.19: Dynamic comparator with cascoded biasing

The comparator consists of two stages; pre-amplifier and a regenerative latch. The first
stage of the comparator is a voltage amplification stage used to amplify the input signal and block
the kickback noise. 𝑉𝑖𝑛 and 𝑉𝑖𝑝 are the differential input and 𝑖𝑛𝑡𝑚1 and 𝑖𝑛𝑡𝑚2 as differential
output. The second stage contains standard latch with reset transistors. The latch stage uses a
positive feedback loop to amplify the signal to desired logic values. The differential input
transistors 𝑀𝑃1 and 𝑀𝑃2 have a large size to minimize the offset voltage.
The signal behavior is explained as follows; two complimentary clock signals are
required. During the reset phase when the clock signal of the comparator 𝑐𝑙𝑘_𝑐, is high,
transistors 𝑀9 and 𝑀10 are switched on, and the nodes 𝑖𝑛𝑡𝑚1 and 𝑖𝑛𝑡𝑚2 are shorted to 𝐺𝑁𝐷
which disables 𝑀13 and 𝑀14. Transistors 𝑀4 and 𝑀5 are turned on and the nodes of 𝑉𝑜𝑝 and 𝑉𝑜𝑛
reset to 𝑉𝐷𝐷 . After the reset phase, it is an evaluation phase. During the evaluation phase, when
𝑐𝑙𝑘_𝑐𝑖𝑛𝑣 is high, the cascoded transistors 𝑀0 and 𝑀1 turn on and the input transistor pair 𝑀2 and
𝑀3 starts to amplify the differential input signal. After the amplification, the transistor 𝑀5, 𝑀6,
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𝑀13 and 𝑀14 of the latch stage forms a positive feedback loop and generates a logic level signal
based on the sign of amplified signal from first stage. A NAND circuit is connected at the output
node to generate the flag signal i.e. VALID to SAR control logic. Simulated power consumption is
found to be 122.3 𝜇𝑊. Figure 3.20 shows the comparator node voltages and VALID signal.

Figure 3.20: Comparator node voltages and VALID signal

3.3.5 SAR Control Logic
To avoid using a high-frequency clock generator, the proposed ADC uses an
asynchronous control circuit to internally generate the necessary clock signals. Figure 3.21 and
Figure 3.22 show a schematic and a timing diagram respectively of the asynchronous control
logic. The D flip-flop array forms the shift registers to generate the load signal (𝑐𝑙𝑘1 − 𝑐𝑙𝑘8). Since
the SAR logic controller in this ADC is asynchronous, a valid indication from the comparator is
used by combining two outputs of the comparator (Vop, Von) to control the timing of the statemachine (Cao et al., 2012). Vop, Von are pre-charged to VDD in the reset phase. When
comparator is in the evaluation phase, one of the two outputs will go low. A logical NAND
operation will detect this HIGH-to-LOW transition and generate an active-high valid indication that
will be used for the asynchronous SAR controller. 𝐶𝑙𝑘𝑠 is the control signal of the sampling
switches, it turns on the switches at high potential and turns off the switches at logic low. 𝐶𝑙𝑘1 −

32

𝐶𝑙𝑘8 sample the digital output codes of the comparator and serve as control signals for the
capacitor arrays to perform the monotonic switching procedure (Chun-Cheng Liu et al., 2010).

Figure 3.21: Asynchronous control logic

Figure 3.22: Logic control timing diagram

The SAR ADC with asynchronous controller can increase the conversion speed
effectively, because the DAC settling operation is started as soon as flag signal (valid) goes up.
This is a different with a synchronous SAR ADC which must wait unconditionally the next falling
edge of a system clock to start DAC settling after the comparison at rising edge (Lai, Huang, &
Hsieh, 2014). Simulated power consumption is found to be 2.307 𝜇𝑊.
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3.3.6 Charge Re-distribution DAC:
The design for the DAC is adopted from (Wen, Chang, Huang, & Lai, 2015). Figure 3.23
and Figure 3.24 show the schematic o the DAC architecture. The control signals from SAR
control logic generates signals 𝑐𝑙𝑘1 − 𝑐𝑙𝑘8 which is used for controlling the DAC capacitor arrays.
Metal–oxide–metal (MOM) capacitors are used to construct the capacitor array. The bottom plate
encloses the top plate to minimize the parasitic capacitance. The capacitor consists of only three
metals, yielding a small capacitance per unit area. For a SAR ADC, capacitors occupy most of
the area. Therefore, increasing the unit capacitance greatly improves the area efficiency (ChunCheng Liu et al., 2010). The capacitance of a unit multilayer sandwich capacitor in this design is
about 17.44𝑓𝐹 and therefore is much more hardware efficient. The binary capacitor array of the
proposed 8-bit SAR ADC uses two capacitor arrays. Therefore, the total sampling capacitance of
one capacitor network is 2.5𝑝𝐹. The two capacitor networks occupy a total area of 19816.34𝜇𝑚2
which is about 36% of the whole ADC. Inverters are used as switches to generate 𝑉𝐷𝐷 (1V) and
𝐺𝑁𝐷 (0V) for bottom plate of the DAC capacitors. The ADC uses two Track and Hold circuits to
sample the differential input signals on top plate of the capacitors and uses inverters to switch
between 𝑉𝐷𝐷 and 𝐺𝑁𝐷.

Figure 3.23: Capacitive DAC positive end
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Figure 3.24: Capacitive DAC negative end
Switching logic plays an important role to control switches which are driven by references
and are usually designed by static logic gates. Design issues of these logic circuits are two: logic
delay and power consumption. For a high-speed SAR ADC design, the total logic circuit delay
should not exceed one comparison cycle otherwise the DAC will not settle accuracy and the
comparison result will be wrong (Chun-Cheng Liu et al., 2010).
Figure 3.25, Figure 3.26 and Figure 3.27 show the schematic and timing diagrams of the
DAC control logic. At the rising edge of 𝑐𝑙𝑘𝑖 , a static flip-flop samples the comparator output. If the
output is high, the relevant capacitor is switched from 𝑉𝐷𝐷 to 𝐺𝑁𝐷 (scenario 1). If the output is low,
the relevant capacitor is kept connected to 𝑉𝐷𝐷 (scenario 2). At the falling edge of 𝑐𝑙𝑘𝑖 , all
capacitors are reconnected to 𝑉𝐷𝐷 . The delay buffer guarantees that 𝑐𝑙𝑘𝑖 triggers the AND gate
after the output of the static flip-flop. This timing arrangement avoids unnecessary transitions.
This work uses an inverter as a switch buffer. If the input swing is nearly rail-to-rail, transmission
gates are needed to sample input signal. Here, no transmission gates are used, which enables
low-power and high-speed operation. The implementation of capacitors with small values is
crucial to achieve a high-power efficiency and a high accuracy (Cao et al., 2012). For each DAC
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side, 8 inverter-based switches are sized at 8 different sizes to drive 8 different capacitors for
meeting requirements of settling time.

Figure 3.25: DAC control logic

Figure 3.26: Control logic - scenario 1
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Figure 3.27: Control logic - scenario 2

The proposed switching procedure consumes a total power of 47.1 𝜇𝑊; 46.84 𝜇𝑊 to
transition from logic high to low or low to high and 0.276 𝜇𝑊 to remain at the same logic level.
Figure 3.28 shows the timing diagram of the DAC control i.e. 𝑐𝑙𝑘1 - 𝑐𝑙𝑘8 and node voltages.

Figure 3.28: SAR timing diagram with asynchronous clock and intermediate signals
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3.4 Layout

Figure 3.29: Layout with Floorplan
The prototype ADC was implemented using a 0.18𝜇𝑚 TSMC CMOS process. The layout
of the circuit is shown in Figure 3.29. The main components and the floorplan layout are
highlighted in the design. Including pads, the total chip area is 0.335𝑚𝑚2 (580× 578.825)𝜇𝑚2 ,
with the ADC core taking up only 0.055𝑚𝑚2 (234.005 × 235.67)𝜇𝑚2 . The logic control and DAC
circuit has been optimized for better power consumption and area, and the layout of the digital
logic circuit as well as the register is kept more compact by careful design of circuitry.
To minimize power supply related noise, power supply rails; (𝑉𝐷𝐷 𝑎𝑛𝑑 𝐺𝑁𝐷) were put on
different metal layers surrounding the ADC core. The die area of the SAR ADC along with pad
ring is shown in Figure 3.30. The chip is a 19-pin package with IO pads filled in between corner
and filler cells.
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Figure 3.30: Die area with pad ring

39

Chapter 4: Results
4.1 Simulated Data:
Since this ADC was designed with a focus on power and noise, our analysis was mostly
focused towards the dynamic performance and power consumption metrics of the circuit. Figure
4.1 shows the simulated 1024-point FFT spectrum and power spectrum density (PSD) with an
input frequency of close to 8 kHz at 1.8V supply sampled at 1 MS/s. The measured signal to
noise and distortion (SINAD) and spurious free dynamic range (SFDR) are 46.27 dB and 57.4 dB
respectively.

Figure 4.1: Measured 1024-point FFT spectrum at 1MS/s

SINAD is often converted to effective number of bits (ENOB) using the relationship for the
theoretical signal to noise ratio (SNR) for an ideal N-bit ADC (Kester, 2009) (Walden, 1999);
𝑆𝑁𝑅 = 6.02𝑁 + 1.76 𝑑𝐵 … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … (4.1)
Solving for N and substituting the value of SNR with SINAD we get;
𝐸𝑁𝑂𝐵
=

𝑆𝐼𝑁𝐴𝐷 − 1.76 𝑑𝐵
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . . (4.22)
6.02
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where, the 6.02 term in the divisor converts decibels to bits and the 1.76 term comes from
quantization error in an ideal ADC. Therefore, the calculated ENOB is found to be 7.39 bits.

Figure of Merit (FOM) is another crucial attribute towards describing the performance of
an ADC. We calculate the value from formula derived from (Walden, 1999);
𝐹𝑂𝑀 =

𝑃𝑜𝑤𝑒𝑟𝑑𝑖𝑠𝑠
… … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … … . . (4.3)
𝑓𝑠 2𝐸𝑁𝑂𝐵

where, 𝑃𝑜𝑤𝑒𝑟𝑑𝑖𝑠𝑠 is the power dissipation of the ADC and 𝑓𝑠 is the sampling frequency.
Therefore, the calculated FOM is 0.338 𝑝𝐽⁄𝑠𝑡𝑒𝑝 − 𝑐𝑜𝑛𝑣𝑒𝑟𝑠𝑖𝑜𝑛

Table 4.1: Performance Summary of Design SAR ADC
Specification

Simulated Results

Supply Voltage

1.8𝑉

Sampling Frequency

1 𝑀𝐻𝑧

Input Frequency

8 𝑘𝐻𝑧

SINAD

46.27 𝑑𝐵

SFDR

57.40 𝑑𝐵𝑐

ENOB

7.39 𝑏𝑖𝑡𝑠

FOM

0.338 𝑝𝐽⁄𝑠𝑡𝑒𝑝 − 𝑐𝑜𝑛𝑣𝑒𝑟𝑠𝑖𝑜𝑛

Power

227.3 𝜇𝑊

Area

0.0551𝑚𝑚2

4.2 Discussion and Comparison:
In this work, a successive approximation register ADC was presented and implemented
in a 0.18𝜇𝑚 TSMC process with a focus towards biomedical devices. Since, ADCs in such
devices need to operate in a conservation power consumption band; moderate sampling rate and
resolution was required. Table 4.2 provides a comparison chart of our design with other state-ofthe-art ADCs. These ADCs have similar resolution, sampling frequency, ENOB as well as
technology process and have been selected keeping in mind of our stringent application demands
for level comparison.
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Table 4.2: Performance Comparison
SAR ADC

Sampling
Frequency
(𝑴𝑯𝒛)

Process
Technology

Resolution
(𝒃𝒊𝒕𝒔)

Chip
Area

ENOB

FOM

Power

(𝒃𝒊𝒕𝒔)

(𝒑𝑱⁄𝒔𝒕𝒆𝒑𝒄𝒐𝒏𝒗)

(𝝁𝑾)

𝟑

(𝝁𝒎)

(𝒎𝒎 )

(Chang,
Wang, &
Wang,
2007)

0.5

0.18

8

1

7.5

0.086

7.75

(Hong &
Lee, 2007)

0.4

0.18

8

0.7

7.13

0.110

6.15

(Lai,
Huang, &
Lin, 2012)

1

0.18

8

0.69

7.23

0.067

10.3

(Lai,
Huang, &
Hsieh,
2015)

20

0.18

8

0.73

7.1

0.2292

588

(Zhou &
Zhang,
2015)

35

0.18

8

--

7.15

0.132

650

(Atkin &
Normanov,
2014)

20

0.18

8

0.105

6.88

1

2360

This work

1

0.18

8

0.0551

7.39

0.338

227.3

As seen from the above table, the designed ADC achieves superior ENOB of 7.39 than
most of the papers in this category. ENOB considers noise and distortion that may be introduced
in ideal ADCs and gives a value of the same resolution as the circuit under consideration. This is
mainly because of the differential input driven ADC compared to the most other papers which use
a single ended input. Such architectures implementing fully differential inputs achieve maximum
noise rejection since common mode voltage is equally eliminated when coupled with a dynamic
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comparator as implemented in this ADC. Moreover, differential input achieve higher dynamic
range since both the inputs are 180° out of phase to each other resulting in an increased SNR; a
crucial parameter to calculate ENOB [2]. Figure 4.2 shows a comparison chart of ENOB with
different papers.
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Figure 4.2: ENOB comparison chart

Power consumption is an important parameter for an ADC in a biomedical device. The
designed SAR ADC achieves a moderate 227.3𝜇𝑊 of power consumption without the singleended to differential converter. But if the operational amplifier-based circuit is included then the
overall power consumption is 1.324𝑚𝑊. As seen from Figure 4.3; the implemented circuit
achieves fourth best performance and second only to the single ended configurations which only
have one sided DAC. The circuit implements a monotonic switching DAC, a dynamic clocked
comparator and an asynchronous SAR logic to internally generate high frequency clock signals;
all towards getting a better power performance. But the underlying reason for this high-power
dissipation is the way these differential signals are generated. The circuit uses buffers and
operational amplifiers which are a major source of power consumption. The op-amp in this design
consumes 378 𝜇𝑊. None of the papers in question explain how the differential signal can be
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obtained. If we ignore, the way in which the differential signal is generated i.e. remove the
contribution of operational amplifiers, then our SAR ADC consumes a total power of 227.3 𝜇𝑊.
Figure 4.3 shows a power comparison of all the SAR ADCs if the ADC driver circuit (Ardizzoni &
Pearson, 2009) wasn’t included.
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Figure 4.3: Power comparison chart
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0.8

1

1.2

Figure 4.4 shows the comparison chart for the chip area. Due to effective and compact
floor planning of the layout and area efficient design of track and hold circuit and simplistic
monotonic switching circuitry, our design takes only 227.3 𝜇𝑚2 which is the best in terms of area
consumption. If we consider the operational amplifier implemented single-differential circuit, then
the area increases to 0.12𝜇𝑚2 .
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Chapter 5: Conclusion and Future Work
5.1 Conclusion:
In this work, an 8-bit successive approximation register analog to digital converter with
differential input architecture was proposed for its application in a biomedical implantable setup.
Results obtained through computer simulations, compact design considerations and theoretical
calculations were used to compare and evaluate performance. The focus of this paper was to
design an ADC with area, power and dynamic metrics in mind. The implemented architecture
utilized a moderate 0.055𝑚𝑚2 compared to the 0.105𝑚𝑚2 utilized by the standard ADC
architecture which is almost two times the amount.
Since the ADC was designed for biomedical application, simplified circuits were
implemented over power-hungry and sophisticated topologies. One such area was the track and
hold circuit; for moderate speed ADCs of around 1𝑀𝐻𝑧 simple transmission gate architecture
suffice over a bootstrapped switch topology used mostly in high speed applications as presented
in (Pouya, Ghasemi, & Aminzadeh, 2015). Such switches may be good for high dynamic range
and linearity for ADCs running at several 𝑀𝐻𝑧 and lower 𝐺𝐻𝑧 frequency. Second area was
utilizing a monotonic switching procedure with just 𝑉𝐷𝐷 𝑎𝑛𝑑 𝐺𝑁𝐷 as reference levels for the
capacitive DAC over the one proposed in (Oshiro, Kanemoto, Kanaya, Pokharel, & Yoshida,
2012). Such architecture may provide better accuracy but at the expense of complicated
switching mechanism which not only adds more power consumption but chip area as well.
Combined all this with the implementation of dynamic comparator is no static power consumption
and internal clock frequency generation, the prosed architecture achieved superior power metric
of 227.3𝜇𝑊 to the closest standard architecture which had 650𝜇𝑊 in the same category
achieving around three times better power rating suited for biomedical applications.
This work also included the implementation of a single ended to differential converter for
providing a differential signal to drive the ADC. This architecture increased the overall area to
0.12𝜇𝑚2 and power consumption to 1.324𝑚𝑊.
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5.2 Future Work:
This work provides an architecture suited only for moderate resolution and low power
applications such as biomedical devices. This makes its use in wide range of applications limited.
Moreover, its simplistic track and hold circuit and moderate sized capacitors in the DAC makes
the architecture not suited for high speed sampling. The most popular switches used for sampling
in ADCs is with a concept called bootstrapping (Kazim, 2006). These switches have better
linearity and provide twice as much range swing. The 𝑐𝑟𝑡𝑚𝑜𝑚 capacitors in TSMC 0.18𝜇𝑚
process are not linear as well. Therefore, the extent of their accuracy in the overall functionality of
the ADC is yet to be determined. Even though the design and working of the circuit has been
theoretically verified and simulated successfully, its real-world behavior couldn’t be established.
The circuit was simulated without any information regarding the parasitic capacitances and
resistances. Since the goal of every integrated circuit design is to have the chip fabricated, it is
imperative to have information on the parasitics to verify circuit behavior after DRC and LVS. The
layout of the design can be used to generate an extracted view of the schematic with all parasitic
information. But since DRC and LVS checks couldn’t be made successfully, we don’t have any
information on the circuit performance with the influence of parasitics.
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